Design, Modeling and Control of Hybrid DC Circuit Breaker Based on Fast Thyristors by Jamshidi Far, Aliakbar & Jovcic, Dragan
 1 
 
Abstract--This paper presents a systematic study on designing 
hybrid direct current (DC) circuit breaker (CB) based on fast 
thyristors. As an illustration, the DC CB main parameters are 
calculated for a 120kV, 1.5kA test breaker with interrupting 
current of 10kA. The studies indicate that the opening time of 
2.3ms can be achieved only if fast thyristors are employed. It is 
further illustrated that there is a design tradeoff between 
minimum interrupting current capability and discharge time for 
the internal capacitors (reclosing speed). The DC CB control 
system for opening and closing is presented based on different 
levels of protection and the self-protection. The DC CB is 
modelled in PSCAD and simulation results are used to evaluate 
the breaker performance under different operating conditions. It 
is concluded that the model represents well the DC CB and can 
be employed for DC grid protection studies. It is further shown 
that opening time becomes longer as interrupting current 
reduces, and it is very long in case of load current interruption. 
 
Index Terms-- DC grids, Protection, Hybrid DC circuit 
breaker, Fast thyristor. 
I.  INTRODUCTION 
HE increasing interest in remote renewable energy 
resources and more reliable transmission systems lead to 
an emerging demand for multi-terminal high voltage direct 
current (HVDC) systems and DC grids [1]. The DC grid 
concept requires new methods for DC fault detection and DC 
fault isolation [4]-[2]. Fast and low-loss DC circuit breakers 
are essential technology to facilitate reliable DC grids. 
High voltage DC Circuit Breakers have recently been 
developed and prototype tested at voltages around 100kV [4]-
[7]. There are three main groups of DC CB: mechanical DC 
CBs [8],[9] which have operating time of around 7-10 ms, 
IGBT-based hybrid DC CBs [4] with operating time around 2-
3 ms, and thyristor based hybrid DC CBs [6],[10], [11] which 
operate within 2-5 ms.  
The mechanical DC CB has been modeled in [9], and 
simulation results have shown good accuracy. The IGBT-
based hybrid DC CB is modelled in [12], and the model has 
proven to be adequate for DC grid development studies [13].  
A prototype of thyristor DC CB has been tested at 120 kV, 
6 kA in Twenties EU project recently, but only a single test is 
reported in [6]. Except for the patent disclosure document 
[11], not much information on the technology and the model 
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has been reported. The component stresses, design methods or 
control system are not disclosed.  
The main breaking branch in this technology uses thyristors 
and the operating principle is substantially different from 
IGBTs in [4]. In particular, thyristor has no turn-off capability 
and therefore circuit design should ensure reverse voltage of 
adequate duration at each turn off. Since multiple branches are 
used, it is important to understand the DC CB control circuit. 
Furthermore, considering that commutation between branches 
is conditional on capacitor voltages [6], it is expected that the 
opening speed will be dependent on the magnitude of the 
interrupting current. 
This paper aims at understanding design principles, 
modeling and control for fast thyristor-based hybrid DC CB. 
A model will be developed on PSCAD which should represent 
essential properties of this technology in the timescale of few 
milliseconds, and for wide range of operating conditions. It 
should also indicate possible interaction with the DC grid in 
open, closed or transient states. The study also aims 
understanding the need for self-protection in this technology. 
The design principles of the DC CB are described firstly in 
section 2. Section 3 presents self-protection of this DC CB 
based on fault current magnitude and semiconductors 
temperature. Section 4 describes the opening and closing 
control sequences. Simulation results and model verification 
are given in section 5 and the conclusion is drawn in section 6.  
II.  DESIGN OF THYRISTOR-BASED HYBRID DC CB 
A.  DC CB Topology 
Fig. 1 shows the structure of thyristor-based DC CB [6]. It 
consists of three principal branches; normal current branch, 
main breaker branch and energy absorption branch.  
The DC CB test system has voltage rating of 120 KV, 
current rating IDCN=1.5 kA, peak interrupting current Ifpk =10 
kA and the fault interruption time is desired to be Tint≈2.5 ms 
in accordance with the prototype performance in [6]. 
B.  Normal current branch  
The normal current branch is composed of an ultra-fast 
disconnector (UFD) S1, a load commutation switch (LCS) and 
a surge arrester SAT1. 
A typical trip sequence and corresponding current and 
voltage curves are illustrated in Fig. 2. The important time 
instants are labeled on the time axis, including Tint definition.  
A DC fault is applied at t0 and a trip order is generated at t1. 
The LCS is opened immediately and the thyristor valves Tr1 
Design, Modeling and Control of Hybrid  
DC Circuit Breaker Based on Fast Thyristors  
Aliakbar Jamshidi Far, Member, IEEE, Dragan Jovcic, Senior Member, IEEE 
T 
 2 
and Tr11 are fired simultaneously. This transfers the fault 
current to the first time-delaying sub-branch.  
An open command is sent to the UFD S1 once its current 
falls below the residual chopping current. The UFD S1 is 
assumed to have closed resistance of 1 mΩ, residual chopping 
current Ires_UFD=2 A and mechanical time delay Tmec=2 ms 
[14]. 
The current rating of the LCS should be higher than rated 


















































































Fig. 2. Trip sequence of thyristor-based hybrid DC CB and corresponding 
current and voltage curves. 
be higher than the clamping voltage of surge arrester SA11. A 
matrix configuration of 3x3 IGBTs is usually selected for LCS 
to reduce the ON resistance (and hence the power loss) and to 
increase both current and voltage ratings [15]. One suitable 
IGBT for LCS could be the module 5SNA 2000K450300 
(4500 V and 2000 A). Therefore, the current and voltage 
ratings of LCS are obtained respectively as 6 kA and 13.5 kV. 
Each IGBT is equipped with an RCD snubber circuit to limit 
dv/dt. It is noted that LCS cost is modest because of low 
voltage rating, and rating can be increased readily.  
The surge arrester SAT1 is required to keep the voltage 
across LCS at a safe level below its rated value. Therefore, the 
clamping voltage of SAT1 is selected as VSAT1_clamp=11 kV. 
A stray inductance Ls=30 µH is included in this branch. 
The stray inductance is also included in the other branches but 
with higher value because of more components, longer harness 
and larger mechanical structure [16]. The commutating loop 
overall stray inductance is around 100 µH [17].   
C.  Main breaker branch 
    1)  Operating sequence  
The main breaker branch is composed of the two time-
delaying and the arming sub-branches. The first time-delaying 
sub-branch takes over fault current from LCS/S1 by firing Tr1 
and Tr11. This charges C11 and keeps the voltage across S1 low 
enough while it is opening. When the sub-branch capacitor C11 
charges to close to clamping voltage of surge arrester SA11 
(VSA11_clamp), the thyristor valves Tr1 and Tr12 are fired. This 
commutates fault current to the second time-delaying sub-
branch.  
When the UFD S1 is fully opened and the voltage across 
capacitor C12 rises up to VSA12_clamp, the thyristor valve Tr2 is 
fired. The arming branch builds up further the TIV (Transient 
Interruption Voltage) and then transfers the fault current to the 
energy absorption branch.  
Each sub-branch has two conducting intervals: 
1. While capacitor is charging, voltage is rising, 
2. When voltage reaches clipping voltage of the local 
arrester, voltage stays constant, as seen in Fig. 2. 
    2)  Thyristor valves Tr1, Tr11, Tr12 and Tr2 
Each thyristor valve is composed of series connected 
modules which are selected based on rated voltage, surge non-
repetitive current (ITSM) and extinction time (Tq).  
The number of series thyristors (N) in Tr2 is selected as:  
_ max* 1.5*Tr ratedN V TIV              (1) 
where VTr_rated is the rated voltage of thyristor module and 
TIVmax is the maximum TIV which is equal to the clamping 
voltage of the arrester in the energy absorption branch. 
The extinction time Tq of the thyristor has significant 
impact on the fault interruption time and the size of the 
capacitors. Two types of thyristor modules could potentially 
be used; phase control and fast thyristors. Phase control 
thyristors have high current and voltage ratings and are always 
used with converters of HVDC ratings. They however have 
long extinction time, in the order of several hundreds 
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microseconds which would require large size of the capacitors 
banks. It will be shown later that the required fault interruption 
time (Tint=2.5 ms) can only be achieved if fast thyristors with 
extinction time of several tens microseconds are selected. 
The main breaker branch thyristors conduct for few ms. 
Therefore the surge non-repetitive current (ITSM), which is 
defined on a 10 ms half-sine, is most relevant for selecting 
thyristors. Note that ITSM is non-repetitive and results in high 
thyristor temperature, which should be considered when 
repeated open/close DC CB operations are required.   
One suitable fast thyristor module could be 5STF 28H2060 
with rated voltage 2000 V, average on-state current of 2667 A, 
peak non-repetitive surge current of 46.5 kA and extinction 
time of Tq=60 µs. This is one of the largest available fast 
thyristors. According to (1), the valve Tr2 would be composed 
of 135 fast thyristor modules, which will bring challenges of 
voltage sharing and simultaneous control. Considering that the 
maximum voltage across valves Tr11/Tr12 (equivalent to 
VSA12_clamp as discussed later) is 44% of TIVmax, this 
determines sharing of number of thyristors. Therefore, valve 
Tr1 is selected a stack of 75 while each valve Tr11/Tr12 have 60 
thyristor modules. 
    3)  Surge arresters SA11 and SA12 
The voltage rating of the surge arrester SA11 should be well 
below the voltage rating of the surge arrester SAT1 to ensure 
the fault current commutates to the first sub-branch. Therefore 
the clamping voltage of SA11 is selected VSA11_clamp=7 kV. 
This value keeps the current in S1 below Ires_UFD even if the 
voltage of SA11 hits the clamping voltage before the contacts 
of S1 have begun separation. The design assumes that Tr12 is 
fired as soon as V11 reaches SA11 clamping voltage and 
therefore conduction time of SA11 is minimal. The energy 
requirement is small ESA11≤11 kJ.  
The clamping voltage of the SA12 is selected between the 
clamping voltage of SA11 and the energy absorption surge 
arrester SA. The design in this paper will be optimized to 
reduce the interruption time. As studied in the next section, 
higher VSA12_clamp leads to lower capacitor in the arming 
branch and therefore faster operating time. Too high value 
however will result in too long charging time and higher costs. 
The recommended tradeoff is: VSA12_clamp = 80 kV. 
    4)  Capacitors C11, C12 and C2 
A minimum value of the capacitance C11 is determined 
based on the opening speed and voltage dielectric breakdown 
strength of UFD. If the UFD withstands DC nominal voltage 
plus 50% overvoltage and the contacts fully separate linearly 
in Tmec=2 ms, the voltage slope across the contacts would be 
90,000 kV/s. Therefore, neglecting parasitic inductances, C11 
can be calculated to ensure that dvC11/dt<90V/μs: 
11 11
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C i t i t t t
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          (2) 
where iSA11=f(vC11(t))
q
 is the current of the SA11 and all other 
labels are defined in Fig. 1 and Fig. 2. The maximum dvC11/dt 
happens at the initial instant t=t1 when vC11=0 and therefore 
the last two terms in (2) are neglected. Considering 
conservatively that highest current magnitude at t1 is ITr11=8 
kA, a capacitance C11>100 µF satisfies the voltage slope 
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which gives around 80µs at rated conditions. It is noted that 
the conduction time of the two time-delaying branches is 
given by the mechanical time of UFD: TTR11+TTR12=2 ms. As 
discussed below, the second time-delaying branch has 
conducting time TTR12=1.5 ms and therefore the required time 
of first sub-branch is TTR11=0.5 ms. To ensure that capacitor 
voltage Vc11 reaches VSA11_clamp in 0.5 ms a value C11=500 µF 
is obtained. The voltage rating of C11 is selected as: 
VC11_rated=1.5*VSA11_clamp.  
The value of capacitance C12 is determined based on  
1. The voltage derivative as in (2), and  
2. The extinction time of the Tr11 thyristor module, which 
is a more demanding condition. 
As seen in Fig. 2, firing valve Tr12 brings the thyristor valve 
Tr11 under reverse recovery process and keeps it so long as 
vc12<VSAT1_clamp. This condition should last longer than the 
thyristor extinction time Tq.  
If the currents through R12 and SA12 and reverse recovery 
thyristor current are neglected, with reference to Fig. 2 the 
voltage vC12 can be expressed in two separate intervals: 
3 3 12 11_12 12
3 4 11_ 12 12_12
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(4) 
Considering the first time interval, which is essential for 
reverse recovery of Tr11, and the extreme peak fault current at 
t3 ITr12≈8.5 kA, with 50% margin 1.5*Tq=90 µs, a capacitance 
of C12>110 µF is obtained. Simulations on PSCAD with all 
parasitic parameters indicates that C12=190 µF is required. The 
voltage rating of capacitor C12 is: VC12_rated=1.5*VSA12_clamp. 
The C12 charging time to voltage VSA12_clamp =80kV with 
ITr12=8.5 kA is obtained as 1.5ms using (3).  
Capacitor C2 charges outside the UFD operating time and 
therefore it impacts the total operating time. Considering that 
it provides reverse voltage across Tr12, the design equation in 









                 (5) 
Assuming ITr2≈9.5 kA, this equation gives C2>11 µF and 
PSCAD simulation with all parasitic components recommends 
C2=13 µF with rated voltage 1.5*VSA_clamp. Using similar 
formula as in (3) the C2 charging time to voltage VSA_clamp=180 
kV, with current ITr2, is obtained as 0.24 ms.  
The above formulae (3) and (5), indicate that higher 
VSA12_clamp will give lower TTR2 and faster overall DC CB 
operation. This implies increase in TTR12 requiring reduction in 
TTR11 which can be achieved by reducing C11. Nevertheless 
any further increase in VSA12_clamp over 80kV would bring only 
10-20 µs improvement in the opening speed, while voltage 
rating and cost of C12 and SA12 increases substantially.  
 4 
The capacitor C12 (190 µF, 120 kV) is the largest 
component in terms of size and weight. Some size reduction 
can be achieved if a third time-delaying branch is introduced. 
As an example, if the C12 voltage is limited to 30 kV, then a 
third smaller capacitor will be required C13 (40 µF, 100 kV), 
while the arming branch will also be smaller C2 (11 µF, 180 
kV). However such design would require another thyristor 
valve Tr13 and surge arrester and the overall cost would be 
higher. 
    5)  Discharging resistors R11, R12 and R2 
The resistances R11, R12 and R2 are required to discharge 
corresponding capacitors and prepare DC CB for the next 
opening sequence. A low resistance value is desired to enable 
fast capacitor discharge with the view of fast reclosing cycle. 
However a too low resistance will prevent capacitor voltage 
rise above a certain level, and this may prevent commutation 
to the next branch. Therefore, at low currents capacitor voltage 
may not rise sufficiently and DC CB may fail to open. The 
critical value of resistance can be calculated using (2), 
assuming that voltage reaches vC11=KSAVSA11_clamp (differential 









               (6) 
where KSAVSA11_clamp (KSA=0.8) is the threshold voltage for 
initiating commutation to the next branch.  
Taking that the required minimal interrupting (load) current 
is idc=iTr11=100 A and the arrester current is iSA11=10 A at 
voltage 0.8*VSA11_clamp (according to arrester IV 
characteristics), the value R11>66 Ω is obtained. A similar 
calculation gives R12>1 kΩ and R2>21 kΩ. Assuming that all 
three branches have the same discharging time, PSCAD tuning 
gives: R11=0.75 kΩ and R12=2.0 kΩ, R2=30 kΩ. With these 
resistances, it can be calculated that the capacitors will fully 
discharge in 1.5 s, which is long time and means that the DC 
CB is disabled in this interval.  
A common reclosing time with overhead lines at 400 kV is 
200-300 ms. If we design DC CB taking 200 ms as capacitor 
discharge time a resistance R2=3.8 kΩ is obtained. With this 
resistance, DC CB cannot interrupt current below 1.0 kA. 
Therefore there is a trade-off between reclosing time and 
minimal interrupting current. This problem can be eliminated 
altogether if additional semiconductor switches are introduced 
to connect/disconnect discharge resistors (not used in [11]). In 
such case DC CB could interrupt very low currents and small 
resistors can be used for very fast discharge.   
The peak power dissipation in R11 is 65 kW at voltage 
VSA11_clamp=7 kV. The energy dissipation in R11 in one cycle is: 
2 2 2
11_ 11_ 11 11_
11 11 11
11 113 2
C clamp C clamp C clamp
R SA
V V C V
E T T
R R
        (7) 
The first two terms of ER11 are negligible compared to the 
third term. Considering the design values, ER11≤12.5 kJ is 
obtained.  
Similarly, the peak power dissipation in R12 and R2 are 
respectively 3.2 MW and 1.1 MW. Considering the design 
values, ER12≤610 kJ and ER2≤210 kJ are obtained. 
D.  Energy absorption branch SA  
The energy absorption branch includes a number of series 
and parallel surge arresters. 
Once the capacitor C2 charges above VSA_clamp, the fault 
current commutates to the energy absorption branch. The SA 
clamping voltage is commonly selected to be 1.5 times of the 
nominal DC line voltage (VSA_clamp=180 kV), which ensures 
sufficiently fast reduction in the line current.  
The energy absorption branch conducts for duration TSA 
while the line current decays gradually from peak fault current 
Ifpk to zero. Assuming that the VSA stays constant at VSA_clamp 
for TSA interval, TSA is obtained: 
0.5SA fpk dc dcT I L V               (8) 
The energy dissipation in the main SA can be approximated 





SA SA SA fpk dc
t
E v i dt I L              (9) 
Assuming Ifpk=10 kA and Ldc=100 mH the SA energy is 
15MJ, and therefore SA capacity is selected as ESA=22.5 MJ. 
E.  Residual current breaker S2 and series inductor Ldc  
The residual current breaker (RCB) S2 is a low-rated 
vacuum switch with closed resistance of around 5mΩ, residual 
chopping current Ires_RCB=10 A and mechanical delay Tres=30 
ms. 
The series inductor Ldc is used to limit the rate of rise of 
fault current. A minimum value for Ldc is given by 
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           (10) 
Assuming rated values, Ldc>35 mH is obtained. To avoid 
converter blocking, and also to satisfy DC grid protection 
discrimination requirements, a larger value of Ldc=100 mH is 
selected. Table I summarizes the design with fast thyristors.  
Table I  
Design parameters of fast thyristor-based hybrid DCCB 
Branch  VSA_clamp and ESA Capacitors Resistors 





Tr1: 75x1 Tr11: 
























Ldc=0.1H LCS S1: (Tmec=2 ms, Ires_UFD=0.002 kA)  
RCB S2: (Tres=30 ms, Ires_RCB=0.01 kA) 
 
F.  Design with phase control thyristors  
For completeness and comparison, Table II summarizes the 
design with phase control thyristors ABB 5STP 48Y7200 
(7200V, 4840A, Tq=700µs). The size of capacitors C12, C2 and 
corresponding discharging resistors are much higher which 
results in unfavorable volume and weight. Because of larger 
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Tq, the fault interruption time with the same peak interrupting 
current of 10 kA is over 15 ms.  
These results lead to recommendation that fast thyristors 
should be used in the main breaker branch. 
 
Table II  
Design parameters of phase thyristor-based hybrid DCCB  
Branch VSA_clamp and ESA Capacitors Resistors 

























C2=250 µF  
270 kV 
R2=30 kΩ 
1.6 MW, 6 MJ 
 
Ldc=0.15H LCS S1: (Tmec=2 ms, Ires_UFD=0.002 kA)  
RCB S2: (Tres=30 ms, Ires_RCB=0.01 kA) 
III.  DC CB SELF PROTECTION 
A.  Self-protection requirements  
If current was allowed to exceed rated peak interruption 
current or rated load current, component damage would occur 
and interruption may not succeed [12]. Therefore DC CB self-
protection will be considered in models since it can interfere 
with grid protection systems. The DC CB self-protection may 
be activated for DC faults in case that DC grid protection fails 
to send trip signal, in the following cases:  
1. If normal branch current approaches rated breaking 
current (IGBT turn-off capability). This may happen 
for undetected low-impedance fault.  
2. If temperature of semiconductors in normal branch 
approaches maximum allowed temperature. This may 
happen for undetected high-impedance fault.   
3. If current in the main breaker branch approaches rated 
breaking current. Too high current would impact 
reverse voltage and reduce reverse recovery time 
which may result in DC CB failing to open.  
B.  Self-protection based on fault current  
The self-protection should monitor the line current and trip 
the DC CB if the current approaches Itrip_sp. The trip level 
Itrip_sp is calculated internally considering DC CB operating 
time Tint and self-protection current Ipk_sp which is selected not 
higher than the peak interrupting current (Ipk_sp≤Ifpk),  
_ _ in
/
trip sp pk sp t dc dc
I I T V L             (11) 
Tripping the DC CB at Itrip_sp guarantees that the current in 
the main breaker branch will not exceed the maximum 
interrupting current considering all internal delays. 
The foremost limit on the peak current is the reverse 
recovery time for thyristors. It will be shown in the simulation 
section that the designed DC CB in Table I cannot interrupt 
the fault current higher than 11.7 kA, even though the thyrsitor 
temperature is well below the thermal limit.  
C.  Self-protection based on semiconductor temperature  
The self-protection should calculate the junction 
temperature of IGBTs in LCS and trip the DC CB if 
destruction is expected (temperature exceeds 120 ºC). 
The junction temperatures of the IGBT/thyristor switches 
are calculated based on the thermal model shown in Fig. 3. 
The thermal impedance ZthJC (between junction and case) is 
composed of four parallel first order filters. The gains (Ri) and 
time constants (τi) are given in the datasheets of the switches.  
The parameter KCH represents the case-heatsink thermal 
impedance. It is selected as KCH=1.25 for LCS which conducts 
normal load current and uses water cooling. For the thyristor 
switches that conduct transient fault current and use air 
cooling system, it is selected as KCH=1.0. 
The environment temperature is represented by T0. It is 
selected as 40ºC for LCS with water cooling system and 35ºC 
for thyristor valves with air cooling system. 
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where Ron and VCE0 are respectively the ON resistance and 








Fig. 3. Thermal model an IGBT/thyristor module 
IV.  CONTROL OF HYBRID DC CB  
A.  Opening Sequence 
The opening sequence starts when the DC CB is in normal 
operation (LCS and UFD are closed), all capacitors in the 
main breaker branch are discharged and a trip order (from grid 
protection or self-protection) is received. The opening 
sequence that is used in the model is summarized in Table III. 
The coefficient KSA≤0.8 enables the DC CB to trip low 
load current as briefly discussed in section II.C. 
 
Table III  
Opening sequence of thyristor-based hybrid DC CB 
 Inputs Action 
1 (Is trip order received?) &  
(All capacitors are discharged?) 
Open LCS  
2 Is LCS opened? Fire Tr1 & Tr11  
3 (Is LCS opened?) & (iLoad <Ires_UFD?)  Open UFD S1 
4 (VC11>KSA*VSA11_calmp?)&(TTr11≥Tmec/4) Fire Tr1 & Tr12  
5 (Is UFD S1 fully opened?) &  
(VC12 > KSA*VSA12_calmp?) 
Fire Tr2  
6 idc<Ires_RCB? Open RCB S2 
B.  Closing Sequence 
The DC CB can commence closing if it is in open state 
(LCS and UFD are open), the capacitors C12 and C2 are 
discharged and a grid order is received. Note that the C11 can 
be either charged or discharged as Tr1 and Tr11 can be turned 
on even if C11 is fully charged. The closing sequence is 
initiated if grid-level protection sends signal as summarized in 
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Table IV. If the DC CB had been opened on self-protection, 
the closing will be disabled. 
 
Table IV  
Closing sequence of thyristor-based hybrid DC CB  
 Inputs Action 
1 (Is closing order received?) &  
(Are C12 & C2 discharged?) 
Close RCB S2  
2 Is RCB S2 fully closed? fire Tr1 & Tr11  
3 (VC11 > 0.5*VSA11_calmp?) Close UFD S1 
3 Is UFD S1 fully closed? Close LCS  
V.  SIMULATION RESULTS  
A.  Test system 
A test system including a fixed DC voltage 120kV, a DC 
CB and a purely resistive load 80Ω (all in series) is developed 
in PSCAD. The system with all parasitic inductances as in Fig. 
1 is simulated with parameters given in Table I. The following 
range of tests is simulated to fully evaluate performance: 
 Opening on self-protection at rated current, 
 Closing on grid order, 
 Opening on grid order with different Ldc, 
 Opening at low currents (fault or load current), 
 Opening at currents exceeding rated value, 
Only some of the tests results are shown here for brevity. 
B.  Opening at rated current, by self-protection  
A DC fault is applied at t=0.5 s. The trip level Itrip_sp is 
calculated internally based on (11) to have Ipk_sp=Ifpk=10 kA. 
Fig. 4 shows the control signals for all switches of the DC CB. 
Signal Tr1 is logical OR of signals Tr11 and Tr12 and therefore 
is not shown in the figure for brevity. Fig. 5 shows the 
currents in all branches. The peak fault current is 10 kA and 
the fault interruption time is 2.3 ms. The RCB S2 opens 
Tres=30 ms after the current is extinguished.  
Fig. 6 shows the DC CB voltages for the same fault. It is 
seen that the capacitors voltages (vC11, vC12 and vC2) rise up to 
their threshold limit (respectively VSA11_clamp, VSA12_clamp and 
VSA_clamp) and begin to discharge into their resistors when the 
fault current commutates to the next branch. The breaker 
voltage VDCCB rises up first to VSA_clamp and then drops to VdcN 
(120kV) when the DC CB current becomes zero. 
Fig. 7 shows the junction temperature of IGBT valve LCS, 
and thyristor valves Tr1 and Tr2 as the most stressed switches. 
It is seen that the temperatures are well below the limit 120 ºC. 
This implies that this DC CB could potentially conduct and 
interrupt much higher fault current.  
The dissipated energies in the surge arresters SAT1, SA11, 
SA12 and the main SA are measured respectively 4.3 kJ, 11 kJ, 
210 kJ and 15.3 MJ which are well lower than their rated 
values that are given in Table I. 
 
Fig. 4. Switching states (Opening at rated current) 
 
 
Fig. 5. Branches currents (Opening at rated current) 
 
 




Fig. 7. Junction temperature (Opening at rated current) 
 
Fig. 8 shows the results for the same test case with phase-
control thyristors DC CB considering parameter in Table II. It 
is seen that the fault interruption time is over 15 ms.  
 
 
Fig. 8. Switching signals and DC current with DC CB with phase-control 
thyristors(Opening at rated current) 
 
C.  Redesign for 26kA peak interrupting current 
In order to examine maximum interrupting current with the 
given thyristors, the design is revised and temperatures of 
valve are monitored. For example, the DC CB with C11=500 
µF, C12=850 µF, and C2=38 µF can interrupt peak fault current 
Ipk_sp=26 kA while the junction temperature of IGBT valve 
LCS and thyristor valve Tr1 will rise respectively to 92 ºC and 
98 ºC. The fault interruption time for this fault current with 
Ldc=100 mH is 3.5 ms. Note that adequate surge arresters and 
resistors have to be selected. This design indicates possible 
advantage of thyristor-based DC CB over IGBT-based hybrid 
DC CB to increase the peak fault current if all other 
requirements (surge arresters, capacitors and resistors) are 
provided. Sufficient cooling time should be allowed before 
next operating sequence begins.  
D.  Closing on grid order 
A closing order under normal operating condition (fault 
cleared) is issued at t=2 s, and Fig. 9 shows the DC CB 
switching states, currents and voltages. It is seen that capacitor 
C11 takes load current and voltage vC11 builds up until it 
reaches SA11 clipping voltage (7kV). This low voltage enables 
closing S1 at zero current while LCS is exposed to an 
acceptable voltage stress. Once S1 is closed (after 2ms) LCS is 
closed and normal current branch takes full load current. 
E.  Opening on grid order with different Ldc 
Two simulation tests with two extreme Ldc values are 
performed to investigate the impact of Ldc on the DC CB. It is 
expected that the grid operators may change Ldc at some stage 
to satisfy DC grid protection strategy as DC grid evolves. 
With this DC CB topology there is concern that passive 
components (capacitors) can interfere with Ldc. 
Fig. 10 and Fig. 11 show the branches’ currents of the DC 
CB with two extreme Ldc of 500 mH and 40 mH, respectively. 
The DC fault is applied at t=0.5 s and the grid protection sends 
trip order when the fault current hits 3 kA (2pu) for both cases. 
It is seen that the DC CB works well with these two 
extreme Ldc. The fault interruption time with the high Ldc is 
3.3 ms while with low Ldc it is 2.2 ms. Note that the fault 
interruption time is around 2.5 ms for this test (trip at 3kA) 
with Ldc=100 mH. The peak interrupting current is higher with 
the smaller Ldc but with shorter opening time as expected. 
The dissipated energy in the energy absorption surge 
arrester SA could be very high if both Ifpk and Ldc are large, 
according to (9). For example, Ldc=0.5 H and Ifpk=10 kA gives 
approximate dissipated energy in the main SA of 75 MJ.  
 
 




Fig. 10. Branches’ currents (Opening on grid order with Ldc=0.5H) 
 
 
Fig. 11. Branches’ currents (Opening on grid order with Ldc=0.04 mH) 
F.  Opening at peak fault current higher than rated 
 
Table V shows the measured reverse recovery time for 
different peak interrupting currents (Ifpk). It is seen that the 
circuit reverse recovery time is longer than Tq=60 µs if 
Ifpk≤11.7 kA. Because of faster charging of the capacitors, 
reverse recovery time is shorter than Tq for Ifpk≥12 kA and in 
this case DC CB fails to interrupt fault current  
 
Table V 
Reverse voltage time vs peak interrupting current 
Ifpk (kA) 8 10 11 11.7 12 
Reverse recovery time (µs) 135 95 70 61 50 
 
G.  Opening at low load current 
The grid operators might need to open the DC CB at load 
currents (no fault). In such case the current is not rising (or 
rises very little) during the opening time. This represents worst 
condition for capacitor charging resulting in long DC CB 
operating time. Table VI summarizes the interruption time Tint 
for different load current levels. It shows that the Tint increases 
significantly if the load current is reduced. For completeness, 
two cases of tripping under lower fault are also shown, 
indicating trend towards longer fault clearing time for lower 
currents.  
Fig. 12 shows the DC CB currents for opening the load 
current of 0.1 kA. It is seen that the current commutates to the 
second time-delaying and arming sub-branches respectively at 
around t=0.531 s and t=0.9 s. The energy absorption surge 







Table VI  
Current interruption time vs load and trip current level   
Trip current (kA) 6 5.4      
Load level (kA)   2.0 1.5 0.5 0.2 0.1 
Tint (ms) 3.1 5.5 12 16 57 180 470 
 
 
Fig. 12. Branches’ currents (Opening at load current of 0.1 kA) 
VI.  CONCLUSION 
A fast thyristor-based hybrid DC CB design is presented 
and illustrated on a 120 kV test system with 10kA interrupting 
current. The DC CB is modelled on PSCAD including DC CB 
controller for opening, closing and self-protection.  
It is concluded that only fast thyristors enable opening time 
of 2.3ms, while with phase-control thyristors opening time is 
over 15ms. The thyristor reverse recovery time is shown to be 
most important limiting factor for the operating speed. 
The studies show that there is an important trade-off 
between the minimal interrupting current and reclosing time 
because of the need to discharge all resistors before the next 
opening cycle can commence.  
PSCAD simulation results conclude that the model shows 
good responses for opening and closing on grid order. If larger 
series reactor is used the opening time is prolonged.  
The tests with low interrupting current indicate that 
opening time is significantly larger if load current is 
interrupted (no fault condition).  
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